Scientific programmers often turn to vendor-tuned Basic Linear Algebra Subprograms (BLAS) to obtain portable high performance. However, many numerical algorithms require several BLAS calls in sequence, and those successive calls do not achieve optimal performance. The entire sequence needs to be optimized in concert. Instead of vendor-tuned BLAS, a programmer could start with source code in Fortran or C (e.g., based on the Netlib BLAS) and use a state-of-the-art optimizing compiler. However, our experiments show that optimizing compilers often attain only one-quarter of the performance of hand-optimized code. In this article, we present a domain-specific compiler for matrix kernels, the Build to Order BLAS (BTO), that reliably achieves high performance using a scalable search algorithm for choosing the best combination of loop fusion, array contraction, and multithreading for data parallelism. The BTO compiler generates code that is between 16% slower and 39% faster than hand-optimized code.
with data movement dominating performance for the foreseeable future [Amarasinghe et al. 2009] .
A tuned BLAS library can perform loop fusion to optimize memory traffic only in the limited scope of a single BLAS function, which performs a small number of mathematical operations. Moreover, separately compiled functions limit the scope of parallelization on modern parallel architectures. Each BLAS call spawns threads and must synchronize before returning, but much of this synchronization is unnecessary when considering the entire sequence of matrix algebra operations. The BLAS Technical Forum identified several new routines that combine sequences of BLAS, thereby enabling a larger scope for optimization [Blackford et al. 2002; Howell et al. 2008] . However, the number of useful BLAS combinations is too large to implement and tune for each new architecture. Increasing the number of BLAS adds a correspondingly larger burden on library maintainers and optimizers.
Instead of using vendor-optimized BLAS, a scientific programmer can start with source code in Fortran or C, perhaps based on the Netlib BLAS [2013] , and then use a state-of-the-art optimizing compiler to tune the code for the architecture of interest. However, our experiments with two industrial compilers (Intel and Portland Group) and one research compiler (Pluto [Bondhugula et al. 2008] ) show that, in many cases, these compilers achieve only one-quarter of the performance of hand-optimized code (see Section 6.2). This result is surprising because the benchmark programs we tested are sequences of nested loops with affine array accesses and the optimizations that we applied by hand (loop fusion, array contraction, and multithreading for data parallelism) are well established. Nevertheless, for some benchmarks, the compilers fail to recognize that an optimization is legal; and for other benchmarks, they miscalculate the profitability of choosing one combination of optimizations over another combination.
These observations demonstrate that achieving reliable, automatic generation of high-performance matrix algebra is nontrivial. In particular, the three main challenges are (1) recognizing whether an optimization is legal, (2) accurately assessing the profitability of optimizations and their parameters, and (3) efficiently searching a large, discontinuous space of optimization choices and parameters. In this article, we present our recent improvements to the Build to Order BLAS (BTO) compiler. To our knowledge, it is the first compiler that solves all three challenges in the domain of dense matrix algebra.
BTO accepts as input a sequence of matrix and vector operations in a subset of MAT-LAB, together with a specification of the storage formats for the inputs and outputs, and produces an optimized kernel in C. This input language helps solve the problem of determining whether an optimization is legal: it makes all data dependencies explicit, so there is no difficulty recognizing whether an optimization is semantics-preserving. Further, BTO uses a carefully designed internal representation for transformation choices that rules out many illegal transformations while at the same time succinctly representing all the legal choices. To accurately assess profitability, the BTO compiler relies on a hybrid approach that we have presented in our prior work [Belter et al. 2009 ]: BTO uses an analytic model for coarse-grained pruning and empirical timing to make the ultimate decisions. Early prototypes of BTO are described in several papers [Belter et al. 2009 [Belter et al. , 2010 Karlin et al. 2011; Siek et al. 2008] . The current article considers more optimizations than in our prior work and describes a new search algorithm that is scalable with respect to the number of optimizations and their parameters. In particular, we present a special-purpose genetic algorithm whose initial population is the result of a greedy, heuristic search. This search strategy quickly finds a near-optimal combination of code transformations compared to hand-written code, in an otherwise intractable search space. Howell et al. [2008] . The DLARFG subroutine takes a vector and returns a scalar and vector whose outer product form a householder reflector.
The following are the technical contributions of this article.
(1) We present an internal representation for optimization choices that is complete (includes all legal combinations of loop fusion, array contraction, and multithreading for data parallelism) but that inherently rules out many illegal combinations, thereby greatly reducing the search space (Section 4). (2) We present a scalable and effective search strategy: a genetic algorithm with an initial population seeded by a greedy search. We describe this strategy in Section 5 and show in Section 6.2 that it produces code that is between 16% slower and 39% faster than hand-optimized code. (3) We compare this genetic/greedy search strategy with several other strategies to reveal experimentally why this strategy works well (Section 6.4).
We discuss related work in Section 7 and conclude the article in Section 8 with a brief discussion of future work. But before presenting the technical contributions, we show in the next section how the BTO compiler is used in the context of a numerical application.
A TYPICAL USE SCENARIO OF THE BTO COMPILER
BTO is meant to be used by long-running, performance-critical numerical applications with a significant linear algebra component. Therefore, the BTO compiler spends more time than does a typical general-purpose compiler to achieve performance that is on par with hand-tuned code. For typical examples, the BTO compiler takes less than 2 minutes to produce an optimized subprogram, which is significantly faster than manual tuning. Here we demonstrate the workflow of using BTO by optimizing the bidiagonalization algorithm of Howell et al. [2008] . The pseudocode for a portion of this algorithm is given in Figure 1 .
The first step in using BTO is to identify which parts of an algorithm can be expressed in terms of matrix and vector operations and, ideally, which of them are most timecritical for the overall execution. Those portions of the code are then written as BTO kernel input files. The sequence of three statements starting with the assignment tô A in Figure 1 can be expressed as the kernel given in Figure 2 . This is the GEMVER kernel, as described by Howell et al. [2008] and added to the BLAS standard [Blackford 18:4 T. Nelson et al. Figure 2 and outputs a highly tuned C function. The user then compiles the C function using their native C compiler, such as the Intel C compiler [Intel 2012] .
The second step is to insert a call to the BTO-generated C function in the appropriate place within the enclosing algorithm. It is straightforward to call and link to C functions from most languages that are popular in scientific computing (especially Fortran, C, and C++). If needed, BTO could easily be modified to generate Fortran instead.
One advantage of the BTO process, in contrast to the standard BLAS-based process, is ease of readability and maintainability. By expressing complex mathematical algorithms in terms of high-level linear algebra, the programmer creates highly legible and modifiable code. The programmer does not need to match the desired linear algebra computations against the list of existing BLAS functions. Moreover, this is accomplished without sacrificing performance; in Section 6, we show improved performance over BLAS and hand-tuned approaches. The BTO compiler is particularly effective at optimizing sequences of matrix-vector operations (like level 2 BLAS) on large matrices and vectors, where big gains can be obtained by reducing memory traffic through loop fusion. Figure 3 shows the performance results of using a BLAS-based approach compared with using BTO to generate the GEMVER kernel that is used within the bidiagonalization algorithm. These results are on a 12-core Intel Westmere, doing a full bidiagonalization (the DGEBRD LAPACK routine) on matrices of order 16 to 4096. The bidiagonalization algorithm repeatedly invokes GEMVER on smaller and smaller submatrices.
The line labeled MKL in Figure 3 is a BLAS-based implementation of GEMVER based on Howell's code. We link to Intel's MKL implementation of the BLAS. The line labeled BTO replaces the Howell GEMVER implementation with two BTO-generated kernels. For matrices smaller than 1024x1024 the BTO version calls a kernel autotuned for small matrix sizes. For larger matrices, the BTO version dispatches to a BTO kernel autotuned for larger matrices. The results show a 13% overall improvement in performance by using the BTO-generated kernel compared with the BLAS-based kernel. The improvement on GEMVER alone is four times the performance of the MKL BLAS for matrices of order 2048 or greater. For smaller matrices, MKL outperforms BTO, most likely because BTO does not introduce vectorization or register tiling. These optimizations could be added in future versions of BTO, but current work has focused on optimizing the larger matrix orders. The drop in performance for BTO between 2 10 and 2 11 appears to be due to cache effects, but more exploration is needed.
The bidiagonalization algorithm is an example of a typical application where BTO can improve performance even over vendor-tuned libraries. In addition, the high-level input language is easy to use and understand. 
OVERVIEW OF THE BTO COMPILER
This section gives an overview of the BTO compiler, emphasizing the pieces most relevant for understanding the new search algorithm. Throughout this section, we use the example kernel BATAX, which performs y ← β A T Ax for matrix A, vectors x and y, and scalar β. The BTO specification for BATAX is given in Figure 4 .
The compiler has four components: parsing, lowering, search, and transformation. The parser produces a high-level dataflow representation of the program. The lowering phase then compiles to a sequence of loops and scalar operations, represented as a hierarchical dataflow graph. The search component takes the lowered dataflow graph and tries to determine the best combination of transformations. For each point that the search algorithm empirically evaluates, it requests a set of code transformations, such as applying loop fusion or adding data parallelism to some of the loops. The transformation component performs those changes and then BTO compiles and executes the specified code variants and reports the performance results back to the search algorithm.
Just prior to lowering, the parser creates a dataflow graph. For example, Figure 5 shows the dataflow graph for the BATAX kernel. The square boxes correspond to the input and output matrices and vectors, and the circles correspond to the operations. The operations are labeled with numbers, which we use to identify the operations in the remainder of the paper. The transpose (labeled "T") is not numbered because it doesn't require any work in the code output. Instead, BTO interprets the second matrix-vector product as occurring on the transpose of A, changing the loops without moving any data.
In addition to the dataflow graph, the BTO compiler uses a type system based on a container abstraction to describe the iteration space of the matrices and vectors. Containers may be oriented horizontally or vertically and can be nested. We assume that moving from one element to the next in a container is a constant-time operation and good for spatial locality, but we place no other restrictions on what memory layouts can be viewed as containers. The types are defined by the following grammar, in which R designates row (horizontal traversal), C designates column (vertical traversal), and S designates scalar.
During the creation of the dataflow graph, each node is assigned a type. The input and outputs are assigned types derived from the input file specification, whereas the types associated with intermediate results are inferred by the BTO compiler. Figure 6 shows several types with a corresponding diagram depicting the container shapes: a row container with scalar elements (upper left), a nested container for a row-major matrix (right), and a partitioned row container (lower left). Partitions are a general type construct used to introduce data parallelism into the program, as we discuss shortly.
Lowering to Loops over Scalar Operations
BTO lowers matrix and vector operations to vector and then to scalar operations by repeatedly examining the types of the containers and then introducing loops and appropriate lower-level operations. Table I shows some of the lowering rules for BTO. More details about these rules are given in Belter et al. [2009] . Consider operation 1 (A * x) of the BATAX kernel. The matrix A is row-major, and the vector x is a column-vector, so we have the following types:
Thus, the only match in Table I is the second r-scale rule. This rule introduces a loop (with index i) that iterates down the rows of A, as shown in the sequence of transformations at the top of Figure 7 . We use MATLAB-style notation, so A(i,:) is row i of matrix A, and A(:,j) is column j. Inside the i loop, we have the product of a row-vector (type R<S>) and a column-vector (type C<S>), which is lowered by rule dot to another loop (with index j) that computes the inner product. Suppose the matrix A had instead been specified in Figure 4 as column-major. Then the type of A would be R<C<S>> and the lowering would instead proceed as shown in the bottom sequence of Figure 7 . First, the rule dot applies, which introduces an loop that goes across the columns of A. The inner operation is then the product of a column-vector and a scalar, so the r-scale rule applies, and BTO introduces a loop that goes down each column of A, scaling it by x(j).
The loops generated during this lowering phase are abstract loops, with operation, index, and dependency information. These abstract loops can be fused and manipulated during the search and transformation phase. During code generation, these loops can be concretized as either thread dispatch loops, tiling loops, or sequential C loops, based on the specification of the BTO user.
Applying Legal Transformations
The main transformations we focus on in this article are loop fusion, array contraction, and data parallelism. Each code transformation must be checked to ensure legality: the onus of preserving correctness lies on the transformation code, not the search algorithm. This approach allows the search strategies to overapproximate the legal space safely. After correctness is verified, the code transformations are applied to the lowered loops so that the final code variant can be tested.
3.2.1. Loop Fusion and Array Contraction. Figure 8 shows an example of applying fusion to the BATAX kernel. As we saw previously, the first matrix-vector product (operation 1) is lowered to a sequence of inner products. On the other hand, the second matrix-vector product (operation 2) operates on A T , which has type, R<C<S>>, so it is lowered into a linear combination of columns of A T (similar to the example at the bottom of Figure 7 ). Now, both outer loops of operations 1 and 2 iterate over the rows of A, so they can be fused as shown in Figure 8 . The final transformation, also shown in Figure 8 , is array contraction, replacing the temporary array t0 with the scalar α. Operation 3 cannot be fused with operations 1 and 2 because it depends on the temporary vector t1, and all of t1 is updated in each iteration of the i loop. Thus, the i loop must finish before the j loop may begin. BTO breaks fusion legality into two main tests: data dependency tests and iteration space tests. Data dependency tests are based on the dataflow graph. Two operations cannot fuse if there is another node in a path between them. Figure 9 shows a case where nodes 1 and 3 cannot fuse because of the path from 1 to 3 through 2. Also, if the two nodes are in a pipeline (the output of one operation is an input to another operation), the first operation's output cannot be a summation (i.e., a dot rule). The second test is the iteration space test: two loops can fuse only if both loops are iterating over the same iteration space. This situation is determined by examining the types and seeing which lowering rule generates the loop. From the lowering rule, we can determine which data elements are being iterated over and in what order, and before fusion, we ensure that those iterations are the same for both loops. As a heuristic, we additionally reject fusions of loops with no shared data; this cuts down the search space without losing useful loop fusions.
3.2.2. Data Parallelism. In addition to loop fusion, BTO introduces data parallelism by partitioning the data. From the point of view of types, a partition is an additional nesting of containers. A partition splits one of the existing dimensions of the data. For example, the row-major matrix A (of type C<R<S>>) can be partitioned with horizontal cuts by adding an outer C container,
C<C<R<S>>>,
or it can be partitioned with vertical cuts by adding an outer R container,
R<C<R<S>>>.
We refer to the choice of a C or R partitioning as the axis of partitioning. Figure 10 shows in pseudocode how the matrix-vector product Ax can be partitioned in two ways, corresponding to the two partitions of A described here. Recall that the container abstraction is not tied to the actual memory layout and, in the case of partitioning, does not change the physical layout of the data. Because of the extra container, lowering creates an additional abstract loop, in this case the outermost loop on the left and right of Figure 10 . During code generation, this abstract loop is transformed into code that spawns threads. In this example b is the block size, that is, the number of iterations given to each thread. That block size is an additional search parameter for each parallel container in the empirical search.
BTO uses the pthreads library for shared-memory parallelism and ensures that it introduces threading only where no threads will write to the same memory. When a summation must be done in parallel, BTO generates code to introduce a temporary vector or matrix to gather the results of each thread and perform the reduction after joining.
The legality of every partitioning must also be checked for each operation. In the absence of fusion, doing so is simply of a matter of checking the type of each operand and the result of a given operation. We introduce a partition to the data in an operation by choosing which of the lowering rules in Table I will generate the code for that operation. We then add either a row or column partition to whichever of the data types are involved in the partition operation. For example, the dot rule iterates over a row of the left argument and column of the right argument, so to apply dot partition to operation 1, BTO makes the following transformation by adding a row container on the left and a column container on the right:
The partitioning above generates the code in the right of Figure 10 . Similarly, the code in the left of Figure 10 is generated by applying an r-scale partition, which adds a column type to the left operand and result:
REPRESENTING AND SEARCHING THE TRANSFORMATION SPACE
As we saw in the previous section, the BTO compiler can apply several transformations: loop fusion, array contraction, and data parallelism through multithreading. However, these transformations may be applied in many different and conflicting ways, and BTO's job is to find which combination of code transformations results in the best performance. This is nontrivial to achieve because there are many tradeoffs, such as register pressure versus maximizing data locality for cache. We refer to all possible combinations of transformation choices as the search space for a given BTO Kernel. This search space is sparse, consisting of a high ratio of illegal to legal programs. Further, within the legal programs, only a handful achieve good performance. The search space is also discrete because performance tends to cluster with no continuity between clusters. Efficiently searching this space is the goal, and doing so requires a well-designed representation of the search space. This section describes the search space and the challenges with regard to representing the space efficiently. We present a domain-specific representation that enables BTO to eliminate many illegal points without spending any search time on them. This section also sets up the discussion of the new search algorithm in Section 5.
The optimization search space we consider here has three dimensions: loop fusion, axes of data partitioning, and number of threads for a parallel partition. Even considering only these three dimensions, there is a combinatorial explosion of combinations that BTO considers. The search space could have included more choices, but some optimizations are almost always profitable. For example, BTO always applies array contraction in the process of fusing loops; the resulting reduction in memory traffic almost always improves performance. Similarly, BTO always chooses a lowering of operations that traverses matrices along contiguous memory. (For example, the inner loop over a column-major matrix always traverses over a column.) If no such lowering is possible, BTO reports an error to the user.
A Straightforward but Inefficient Representation of the Search Space
To demonstrate the challenge of developing an efficient representation of the search space, we start by presenting a straightforward representation and explain why it results in an inefficient search. Loop fusion can be described as a graph, with loop nests as nodes and edges labeled with the amount of fusion between the two loop nests. Each node can have a Boolean describing whether or not it is partitioned and two integer parameters: one for the number of threads and one for the axis of partitioning. This representation can be easily encoded in a vector of bits or integers, which can then be input to off-the-shelf search algorithms.
However, this approach fails to capture important information about the search space, and, as a result, contains a large number of illegal points. For N loops, there are N(N − 1)/2 possible loop fusions, which means 2 N(N−1)/2 points in the loop fusion space at each level of loop nesting. For a kernel such as GEMVER with 9 operations, that creates 68.7 billion points without even considering data partitioning or number of threads. In our experiments, the search time using this representation was dominated by discarding illegal points. The problem with this representation is that it does not capture the interactions between choices in fusion and partitioning. We now summarize two important features that this representation does not encode.
Fusion Is an Equivalence Relation. Consider the first line of the GEMVER kernel, which consists of two outer products and two matrix subtractions, each of which we have labeled with a subscript.
We can represent the fusion possibilities for the above with an adjacency matrix M, where M(i, j) shows the depth of fusion between the loop nests of i and j: an entry of 1 means that the outer loops are fused whereas an entry of 2 means that both the outer and inner loops are fused. Below, we show a valid fusion choice on the left and an invalid fusion choice on the right.
The matrix on the left describes fusing the outer loop of all four operations; but only a, b, and c have the inner loop fused. The matrix on the right indicates fusing the inner loop of a with b and b with c, but not a with c, which of course is impossible. We can describe these constraints as forcing the relation specified in the adjacency matrix to be an equivalence relation at every depth. That is, if operation i is fused with operation j and j is fused with k, then k must be fused with i.
Fused Operations Must Use the Same Number of Threads. Consider a fuse graph that specifies a fusion of operations a and b but then a partition that specifies that a use 4 threads and b use 6 threads. Partitioning the two operations with different thread counts prevents these two operations from being fused.
With a maximum thread count of 8, taking these two restrictions into account brings the number of points in the search space down to just over 1,000, or less than one-tenth of a percent of the number of points without these restrictions.
An Efficient Representation of the Search Space
Designing a representation that respects the restrictions discussed in Section 4.1 requires domain knowledge. At the expense of having to custom-build the search algorithm, we designed a representation that disallows, with no search time required, a large number of illegal points.
Loop fusion is represented by fuse-sets. Each operation (node in the dataflow graph) is given a unique identifier, and each abstract loop is represented with curly braces {}.
A single loop operation is represented as {ID}, where ID is a number identifying an operation node in the dataflow graph. For example, operation 3 of BATAX, scaling a vector, is represented as {3}. A two-loop operation, such as a matrix-vector product, is represented as {{ID}}. When discussing a specific loop, we annotate it using a subscript after the first curly brace, as in { i 1}, where i describes an axis of the iteration space. We use i to describe the iteration over rows of a matrix and j for columns of a matrix. A complete iteration space for a matrix can be described as { i { j }} or { j { i }}. For example, operation 1 of BATAX, the matrix-vector product shown in Figure 7 , can be described as { i { j 1}} (for row-major A) or { j { i 1}} (for column-major A). The fuse-set representation of all three operations of BATAX is
Fusion is described by putting two operations within the {}. For example, fusing the outer loops of operations 1 and 2 of BATAX changes the fuse-set representation to
This notation encodes the equivalence relation of loop fusion, disallowing a large number of illegal fusion combinations.
In BTO, fuse-sets are more general than described so far. They also represent the partitioning loops used for data parallelism. The matrix-vector operation of describe the new iteration axis and the existing i or j loop variables that the partition affects. The search tool must specify which existing loop is being modified and how many threads should be used. Fuse-sets can represent any level of nesting this way and describe both sequential loops and data parallelism. The following is the fuse-set description of the BATAX kernel with operations 1 and 2 fused and with partitioning added to both loops:
By extending the fuse-set representation to partitioning, thread counts can be assigned to each partition fuse-set, eliminating the consideration of points with mismatched thread counts within a fused operation. BTO uses this representation to enumerate or manipulate the fuse-sets and to generate the search space. This approach allows BTO to avoid touching the majority of the illegal points one would encounter using the straightforward representation.
This representation is complete in the sense that any combination of loop fusions can be represented by a set containing each operation in the fused loops, and additional data partitionings can be represented by sets containing the partitioned operations. The remaining parameters, partition dimension and size, can be represented by annotations on those fuse sets. Thus, any code transformation that BTO can perform is represented by a single fuse set.
In the fuse-set representation, every configuration of fuse-sets represents a possible fusion, unlike with a graph-based representation. In addition, by annotating the partition fuse-sets with the relevant data for that partitioning, the effective partition search-space is reduced, throwing out nonsensical combinations of partition parameters. Figure 11 shows a graphical representation of an overly general search space and what area of that search space BTO currently searches. The gray areas represent illegal programs. This area is large, and spending time in it makes search times intractable. This section describes a representation that allows BTO to spend time only on the section labeled BTO Considered Search Space, which contains many fewer illegal points. To further improve search times, within the legal space, BTO prunes points it deems unlikely to be unprofitable, as we discuss in the next section.
Incremental Type-Pruning
Although the representation used by BTO greatly reduces the illegal points in the search space, a significant number of illegal points remain. Identifying them as early as possible is key to a fast search. The fuse-set representation says nothing about the data dependencies of the operations: BTO must check transformation legality using the type information and dataflow graph as described in Section 3.
One of the most difficult parts of the search is finding data partitionings that allow operations to be fused. To facilitate pruning illegal fusion-partitioning combinations, we added an incremental type-pruning approach to make it easy for any search to request legal transformations.
Before a search begins, BTO determines every legal partitioning for each operation in the kernel. Each operation has at most three possible axes of partitioning. Each of these partitioning axes has a corresponding lowering rule in Table I : dot, l-scale, or r-scale. For example, the two partitionings added in Figure 10 correspond to the l-scale and dot lowering rules, respectively. In each case, the lowering rule uniquely determines how the types change for the partitionings.
During the search, the search algorithm can ask for all the possible ways to partition a specific fuse-set while maintaining fusion. The type-checker looks at the pregenerated partitionings for each operation in the fuse-set and eliminates any partitioning combinations whose data-types conflict or whose partitionings create a reduction that prevents pipeline fusion. The type-checker returns a list of all combinations that are not eliminated in this way. This list may consist of zero to many combinations that work for a fuse-set, but all will be legal. This approach quickly rules out the illegal combinations, leaving only the legal points to consider.
To illustrate these ideas, we consider the partitioning and fusion choices in the BATAX kernel. Here we show two ways to partition operation 1 of BATAX, t0 = A * x. We use MATLAB's colon notation for a complete iteration and k for the subblock on which to operate in parallel. On the right is the representation as a fuse set. Partitioning (X) cuts the rows of A and vector t0, while partitioning (Y) cuts the columns of A and the vector x. Partitioning (Y) leads to a reduction at the parallel level, so t0 is not available for use until after a join.
Operation 2 of BATAX, t1 = A' * t0, can be partitioned in the following ways:
BTO generates all four of these partitioning possibilities before search begins. Then, at some point during the search, the search algorithm may ask how to partition operations 1 and 2 while keeping them in the same fuse-set. Data dependence analysis says that partition (Y) of operation 1 will cause fusion to fail, because (Y) introduces a reduction, so operation 1 must be partitioned by using method (X). However, this limits the options for operation 2. Since matrix A is shared, in order to achieve fusion after partitioning, A needs to be accessed the same way in both partition loops. From partitioning (X), we see that A is accessed as A(k, :). Because operation 2 accesses the transpose of A, we must select partitioning (W), accessing A T as A (:, k) . In terms of the types, both (X) and (W) convert A from type C<R<S>> to type C<C<R<S>>>. This can also be expressed in the fuse-set notation: the partitions introduced in (X) and (W) both generate { p(i) }. In large fuse-sets, the likelihood of finding a correct set of operation partitions randomly is small. BTO uses this more intelligent approach to quickly work through the type constraints. In this example, BTO successfully prunes the space and chooses (X) and (W) without having to individually test each fusion/partitioning combination. 
GENETIC/GREEDY SEARCH STRATEGY
This section describes the BTO search strategy, which is based on a genetic algorithm whose initial population is determined by a greedy search that tries to maximally fuse loops. We refer to this search strategy as MFGA, for Maximal Fusion followed by a Genetic Algorithm. Section 6 presents empirical results that support this design compared to some alternatives.
Genetic algorithms are a category of global optimization metaheuristics inspired by biological evolution [Mitchell 1998 ]. In our setting, a set of transformation choices creates a code variant, which plays the role of an organism in the genetic algorithm. A genetic algorithm operates on a population of organisms. At each generation, the worst organisms are removed from the population and are replaced with newly generated organisms. Genetic algorithms do not always provide simple off-the-shelf solutions because the results are highly sensitive to (1) a representation for organisms (which we accomplished in Section 4), (2) a definition of mutation, and (3) a definition of crossover. We present the mutation and crossover operations in this section. A high-level outline of the MFGA algorithm is given in Figure 12 .
The user can run the genetic algorithm for as much or as little time as desired by specifying the number of generations. We also include an option to terminate the search if there has been no improvement after a user-defined period of time. The GEMVER kernel is representative of the largest kernels that the BTO is intended to be used on, and it takes less than 2 minutes to find the best optimizations for it by using MFGA.
The Max-Fuse Greedy Search
The search begins with a greedy Max-Fuse (MF) heuristic: we attempt to fuse as many of the loops as possible to the greatest depth possible, using the representation described in Section 4. The MF search starts from unfused but partitioned variants of the kernel. Continuing with the BATAX example, the following fuse-sets represent the unfused but partitioned kernel. The X, Y , and Z are unknowns that represent the partitioning axis and are solved during the MF search.
The MF search attempts to fuse loops in a depth-first manner, starting with outermost loops and moving toward the innermost loops. The search is greedy in that it immediately fuses two loops when doing so is legal, even though that fusion might disable another opportunity for fusion somewhere else in the program. The MF search uses the dataflow graph and type constraints to check legality. Suppose MF can fuse the loops labeled X and Y . To fuse these loops, we need X = Y , so we proceed with the fusion and constrain ourselves to X = Y .
Recall from Section 4.3 that only one partitioning axis allows fusion of the two operations. Referring to the dataflow graph and type constraints, MF realizes that X must be p(i) because the alternative, p( j), would mean that the necessary results from operation 1 would not be available for operation 2. After fusing outermost loops, MF proceeds to fuse loops at the next level down. In this example, MF fuses the i loops surrounding operations 1 and 2.
Going down one more level, MF considers fusing the j loops surrounding operations 1 and 2; but as we discussed in Section 3.2, { j 2} depends on the result of { j 1}, and { j 1} is an inner product, so its result is not ready until the loop is complete, and therefore it cannot be fused with { j 2}.
Popping back to the outermost loops, MF next considers whether the p(i) loop can be fused with Z. The p(i) loop requires a reduction before the final vector scaling of operation 3, so 3 must reside in its own thread. Finally, there is only one axis of iteration in operation 3, so Z must be p( j). Therefore, the MF search produces the following organism:
In the worst case, each loop will try unsuccessfully to fuse with each other loop. Thus, the Max-Fuse greedy heuristic is O(n 2 ), where n is the number of loops in the program.
Mutation
Our mutation operator applies one of the following four changes: (1) add or remove fusion, (2) add or remove a partitioning, (3) change the partition axis, or (4) change the number of threads. Mutations are constrained to the set of legal organisms; for example, attempting to further fuse an already maximally fused organism will fail, resulting in no change. However, mutations might randomly remove fusions or partitions. The following shows the removal of a partition from operation 3.
Selection and Crossover
After the initial generation of organisms and each subsequent generation, we compile and empirically evaluate every organism and record its runtime to serve as the organism's fitness, that is, the value the search tries to minimize. We then select 2N of the fittest organisms to be parents for the next generation, where the population size N can be user specified but defaults to 20.
Parent Selection Method. The population evolves through tournament selection [Mitchell 1998 ]: k random organisms are chosen to be potential parents, and the one with the best fitness becomes an actual parent. This process balances hill climbing with exploration, allowing less-fit organisms to sometimes become parents, and thus helping the algorithm escape locally optimal solutions that are not globally optimal. Larger values of k cause the algorithm to converge more quickly on a solution, whereas smaller values of k cause the algorithm to converge more slowly but increase exploration. BTO uses k = 2 to favor exploration.
Crossover. The crossover function takes two parent organisms and randomly chooses features of the two parents to create a child organism. The key strength of genetic algorithms is that crossover can sometimes combine the strengths of two organisms. Our crossover function generates the child recursively from the fuse-set representation of the two parents, making fusion decisions at each level and ensuring that those decisions remain valid for inner levels. Each crossover decision must also check the dependency graph to ensure the child will be a legal code variant.
Continuing with the BATAX example, consider the following two organisms a and b.
Parent a partitions and partly fuses operations 1 and 2 but does not partition operation 3. Parent b has all partitions turned on but has not fused operations 1 and 2. Crossover chooses which parent to emulate for each operation, working from the outermost fuse level inward. Each step constrains the possibilities for the other operations. In our example, crossover might choose parent a for the outermost level of operation 1, meaning 1 and 2 exist in the same thread (also using parent a's partitioning axis p(i) and thread number choice). Crossover then might choose parent b for the next level, iteration i. This mechanism forces operations 1 and 2 not to be fused, resulting in { i { j 1}}{ i { j 2}}. Then the crossover moves to operation 3, and the process continues. If b is chosen, the final child becomes
The genetic algorithm repeats the tournament selection process N times, creating a new generation of organisms. It caches fitness values: if crossover ever produces an organism that was already tested in a previous generation, the genetic algorithm uses the old fitness to save search time.
Search for Number of Threads
BTO uses a fixed number of threads to execute all of the data-parallel partitions in a kernel. We refer to this as the global thread number heuristic. An alternative is to use potentially different numbers of threads for each partition, which we refer to as the exhaustive thread search. In Section 6.4.3, we present data that shows that the exhaustive approach takes much more time but does not lead to significantly better performance.
BTO includes the search for the best number of threads in the MFGA algorithm. The initial number is set to the number of cores in the target computer architecture. The mutation function either increments or decrements the thread number by 2. The crossover function simply picks the thread number from one of the parents. After the genetic algorithm completes, MFGA performs an additional search for the best number of threads by testing the performance when using thread counts between 2 and the number of cores, incrementing by 2.
PERFORMANCE RESULTS
We begin this section with a comparison of the performance of BTO-generated routines and several state-of-the-art tools and libraries that perform similar sets of optimizations, as well as hand-optimized code (Section 6.2). BTO generates code that is between 39% faster and 16% slower than hand-optimized code. The other automated tools and libraries achieve comparable performance for only a few of the kernels.
The later parts of this section evaluate the MFGA algorithm in more detail. We first compare MFGA to an exhaustive search, showing that MFGA finds routines that perform within 2% of the best possible routine (Section 6.3). We next present empirical results that explain our choices in design of the MFGA algorithm (Section 6.4). We 
defend the choice of starting with a greedy search based solely on fusion (instead of fusion and parallelism combined), we show why the genetic algorithm is needed in addition to the greedy search, and we justify using the same thread count for all of the parallel loops in a kernel.
Test Environment and Kernels
This section describes the kernels that we chose for the empirical evaluation and the machines that we used to test those kernels. The kernels we chose for evaluation are listed in Table II . We chose these kernels for two reasons: to test the range of the compiler and to represent real computations from numerical algorithms. VADD is an example of a particularly simple vector operation. WAXPBY, GESUMMV, and AXPYDOT come from the updated BLAS [Blackford et al. 2002] , which have not been adopted by vendor-tuned BLAS libraries. The GEMV and AXPBY kernels map directly to a BLAS call, while the other kernels require two or more BLAS calls. As an example, Figure 13 shows the sequence of BLAS calls that implement the BICGK kernel. The first three kernels in Table II are vector-vector kernels; the rest are matrix-vector kernels. The non-BLAS kernels were chosen from linear algebra applications: for example, ATAX can be used in solving least-squares equations. The more complicated examples are drawn from real numerical algorithms, which we show will not run efficiently using BLAS libraries or similar tools. GEMVER and GEMVT are used in bidiagonalization following the algorithm in Howell et al. [2008] . The work in Van Zee et al. [2012] extended that research and provided new kernels for reduction to Hessenberg form and for tridiagonalization: HESSLAZY, HESSBLK, and TRILAZY. In all of these cases, the authors write the best-performing versions by hand.
The computers used for testing include recent AMD and Intel multicore architectures, which we describe in Table III . We ran performance experiments on square matrices of order 10,000 and vectors of dimension 10,000 for matrix-vector computations, and vectors of dimension 1,000,000 for vector-vector computations. We filled the matrices and vectors with random numbers. BTO allows the user to specify the problem size.
In future work, we plan to investigate having BTO generate kernels that perform well over a range of sizes by using the standard approach of dispatching to differently optimized kernels based on size.
Comparison with Similar Tools
We place BTO performance results in context by comparing them with several state-ofthe-art tools and libraries. Recall that BTO performs loop fusion and array contraction and makes use of data parallelism, but BTO relies on the native C compiler for lowerlevel optimizations such as loop unrolling and vectorization. In these experiments, we used the Intel C Compiler (ICC) [Intel 2012 ]. We begin by presenting detailed comparisons of the results on an Intel Westmere and then briefly summarize similar results on the AMD Phenom and Interlagos. We compare BTO to the following:
(1) the best general-purpose commercial compilers: ICC and the PGI C Compiler (PGCC) [Portland Group 2012] , (2) the Pluto [Bondhugula et al. 2008 ] research compiler, (3) a BLAS-based implementation of the kernels using Intel's Math Kernel Library (MKL) [Intel 2012] , and (4) a hand-tuned implementation.
The input for ICC, PGCC, and Pluto was a straightforward and unoptimized version of the kernels written in C. This unoptimized version used 1d array indexing and did not use the C99 restrict keyword on inputs. The hand-tuned implementation was created by an expert in performance tuning who works in the performance library group at Apple, Inc. The expert applied loop fusion, array contraction, and data parallelism. The compiler flags we used with ICC were "-O3 -mkl -fno-alias," and the flags for PGCC were "-O4 -fast -Mipa=fast -Mconcur -Mvect=fuse -Msafeptr" ("-Msafeptr" not used on Interlagos). Data parallelism is exploited by ICC, PGCC, Pluto, and MKL by using OpenMP [Dagum and Menon 1998 ]. BTO and the hand-tuned versions use Pthreads [Mueller 1999] . Figure 14 shows the speedup relative to ICC on the y-axis for the linear algebra kernels in Table II . (ICC performance is 1.) On the left are the three vector-vector kernels, and on the right are the nine matrix-vector kernels.
Analysis of the General Purpose Commercial
Compilers. PGCC tends to do slightly better than ICC, with speedups ranging from 1.1 to 1.5 times faster. Examining the output of PGCC shows that all but GESUMMV and GEMVER were parallelized. However, PGCC's ability to perform loop fusion was mixed; it fused the appropriate loops 1 and not shown) . The left three kernels are vector-vector operations, while the right six are matrix-vector operations. In all cases, BTO generates code that is between 16% slower and 39% faster than hand-optimized code and significantly faster than library and compiler-optimized versions.
in AXPYDOT, VADD, and WAXPBY but complained of a "complex flow graph" on the remaining kernels and achieved only limited fusion.
Analysis of the Research Compiler.
The Pluto results show speedups ranging from 0.7 to 5.7 times faster than ICC. The worst-performing kernels are AXPYDOT, ATAX, and GEMVT. These three kernels represent the only cases where Pluto did not introduce data parallelism. For the remaining two vector-vector kernels, VADD and WAXPBY, Pluto created the best-performing result, slightly better than the BTO and hand-tuned versions. Inspection shows that the main difference between Pluto, hand-tuned, and BTO in these cases was the use of OpenMP for Pluto and Pthreads for hand-tuned and BTO. The fusion is otherwise identical and the difference in thread count has little effect. For the matrix-vector operations, if we enable fusion but not parallelization with Pluto's flags, then Pluto matches BTO with respect to fusion. With both fusion and parallelization enabled, however, Pluto sometimes misses fusion and/or parallelization opportunities. For example, BICGK is parallelized but not fused. The GEMVER results depend on the loop ordering in the input file. For GEMVER, Pluto performs either complete fusion with no parallelism or incomplete fusion with parallelism; the latter provides the best performance and is shown in Figure 14 .
Analysis of MKL BLAS.
The MKL BLAS outperform ICC by factors ranging from 1.4 to 4.2. The calls to BLAS routines prevent loop fusion, so significant speedups, such as those observed in AXPYDOT and GESUMMV, can instead be attributed to parallelism and well-tuned vector implementations of the individual operations. We were unable to determine why the BLAS perform so well for AXPYDOT. Surprisingly, the MKL BLAS GEMV does not perform as well as Pluto and BTO. Given the lack of fusion potential in this kernel, we speculate that differences in parallelization are the cause.
Analysis of the Hand-Tuned Implementation. The hand-tuned implementation is intended as a sanity check. For the vector-vector operations, the hand-tuned version is within a few percent of the best implementation. Typically the fusion in both the hand-tuned and the best tool-based version are identical, with the primary difference being either the thread count or what appears to be a difference between Pthreads and OpenMP performance. For the matrix-vector operations, the hand-tuned version is the best for all but GEMV and GESUMMV, where it is equal to the best alternative.
Analysis of the Results for BTO.
The BTO performance results show speedups ranging from 3.2 to 12.9 times faster than ICC. For the vector-vector operations, the performance is similar to the hand-tuned version in all cases. Inspection shows that for AXPYDOT, BTO was slightly faster than the hand-tuned version because BTO did not fuse the inner loop, while the hand-tuned version did. BTO performed slightly worse than the hand-tuned version on WAXPBY because of a difference in thread counts. Similarly, BTO's performance on the matrix-vector operations is close to but that of the hand-tuned version. BTO fused loops the same way as the hand-tuned implementation for BICGK, GEMVER, and GEMVT, with the only difference being in thread counts. For ATAX, both BTO and the hand-tuned version fused the same and selected the same number of threads, but BTO was slightly slower because of data structure initializations. In the hand-tuned version, initialization was parallel across threads, while BTO generates single-thread initialization code. The performance for the three reduced-form kernels (HSBLK, HSLAZY, and TRI-LAZY) was significantly better than for the other matrix-vector operations because in each of these kernels all inner and outer loops can be fused into a single loop nest, which is the best case for our tool. For example in GEMVER, only the outer loop can be fused.
Results on AMD Phenom and Interlagos.
The results on AMD Phenom and AMD Interlagos are similar to the Intel results discussed above, as shown in Table IV and Pluto versions for every kernel on Phenom, and all but two kernels on Interlagos. The Pluto-generated code for the matrix-vector operations tended to perform worse than that produced for the other methods evaluated. On this computer, achieving full fusion while maintaining parallelism is of great importance. As previously discussed, Pluto tends to achieve fusion or parallelism but struggles with the combination. These results demonstrate the difficulty of portable high-performance code generation even under autotuning scenarios.
Summary. Compared with the best alternative approach for a given kernel, BTO performance ranges from 16% slower to 39% faster. Excluding handwritten comparison points, BTO performs between 14% slower and 229% faster. Pluto, ICC, PGCC, and BLAS all achieve near-best performance for only a few points; however, BTO's performance is the most consistent across kernels and computers. Excluding the hand-optimized results, BTO finds the best version for 7 of 9 kernels on the Intel Westmere, all 9 kernels on the AMD Phenom, and 7 of 9 kernels on the AMD Interlagos. Surprisingly, on the AMD Phenom, BTO surpassed the hand-optimized code for 7 of the 9 kernels and tied for one kernel.
MFGA Compared with Exhaustive Searches
In this section, we show how the performance of BTO's MFGA search algorithm compares with the best version that can be produced by using exhaustive or nearly exhaustive search strategies on Intel Westmere. These strategies require long-running searches that can take days to complete. For the smaller kernels, an exhaustive search is possible. For larger kernels, exhaustive search was not possible, so we instead use a strategy that is exhaustive with respect to each optimization but orthogonal between optimizations, as described in Section 6.4.1. For the largest kernels, GEMVER and HESSLAZY, even the orthogonal approach took too much time, not completing even after weeks of running. We compared the performance of kernels produced by MFGA as percentage of the exhaustive search for smaller kernels or as a percentage of the orthogonal search for larger kernels such as GEMVT and GESUMMV. MFGA produces kernel performance within 1-2% of the best performance.
Evaluation of Search Methods
In this section, we examine the data that led to creating the MFGA search strategy. All the experiments in this section were performed on the Intel Westmere.
6.4.1. Orthogonality of Fusion and Thread Search. The MFGA strategy starts with MaxFuse, a heuristic specifically for fusion parameters. It ends with a search only over thread count parameters. These additions significantly improve overall performance, as we show later. However, to have confidence in the usefulness of these heuristics, we want to know whether these aspects of the search are orthogonal. For example, if the best fusion combination depended heavily on the number of threads being used, using a fusion-only heuristic would be ineffective. In general, when designing a problemspecific search strategy, it helps to understand how heavily interdependent the search parameters are. We test this in our problem by creating an explicitly orthogonal search and comparing its performance with that of an exhaustive search for feasible kernels.
We define orthogonal search as first searching only the fusion parameters, then using only the best candidate, searching every viable thread count. We evaluated the effectiveness and search time of the orthogonal search as compared with an exhaustive search using the smaller kernels: ATAX, AXPYDOT, BICGK, VADD, and WAXPBY. For all kernels, orthogonal search found the best-performing version while taking 1-8% of the time of exhaustive search, demonstrating that searching the fusion space orthogonally to the thread space dramatically reduces search time without sacrificing performance. This reduction in search time results in part from the chosen orthogonal ordering. By searching the fusion space first, we often dramatically reduce the number of data-parallel loops and hence the size of the subsequent thread-count search space.
The MFGA strategy is not a strictly orthogonal search: after applying the MaxFuse heuristic, the genetic algorithm can change fusion and partitioning parameters simultaneously. However, knowing that fusion decisions are usually correct regardless of thread parameters allows us to use heuristics like Max-Fuse that focus on fusion alone.
6.4.2. Fusion Search. Next we focus on fusion strategies. In this section, we analyze our choice of using a combination of a genetic algorithm and the Max-Fuse heuristic.
We compare four search strategies on our most challenging kernel, GEMVER. In particular, we test random search, our genetic algorithm without the Max-Fuse heuristic, the Max-Fuse heuristic by itself, and the combination of the Max-Fuse heuristic with the genetic algorithm (MFGA). The random search repeatedly applies the mutation operator from the genetic algorithm, essentially creating a random walk through the search space. Each step of the walk might be the fusion or unfusion of a loop, or changing the number of threads for a single operation, for example. Comparing this to the full genetic algorithm tests the importance of the crossover and selection in the search strategy. Figure 15 shows the performance over time of each of the search methods. (MF is a single point near 3 GFLOPS.) Because the search is stochastic, each of the lines in the chart is the average of two runs. MFGA finds the optimal point in less than 10 minutes on average. Without the MF heuristic, GA alone eventually reaches 90% of MFGA but requires over an hour of search time. The Random search plateaus without ever finding the optimal value. The MF heuristic by itself achieves 40% of MFGA.
We conclude that a combination of GA and MF is the best strategy for the fusion portion of the search.
6.4.3. Thread Search. Using the MFGA heuristic described in the previous section, we explore several thread search strategies, including the global thread number and the exhaustive strategies discussed in Section 5.4. The baseline test is the MFGA search with number of threads set equal to the number of cores (24 for these experiments), which we refer to as the const strategy. Recall also that the global strategy starts with MFGA and then searches over a single parameter for all loop nests for the number of threads. Recall that the exhaustive search replaces the single thread parameter with the full space of possible thread counts, namely, by considering the number of threads for each loop nest individually.
The results for seven kernels are given in Figure 16 . The top chart shows the final performance of the best version found in each case. Searching over the thread space improves the final performance compared with using a constant number of threads (e.g., equal to the number of cores), with negligible difference in kernel performance between the global thread count (fixed count for all threads) and fully exhaustive approaches (varying thread counts for different operations). The bottom chart in Figure 16 shows the total search cost of the different thread search approaches, demonstrating that global thread search improves scalability without sacrificing performance.
RELATED WORK
In this section we describe the relationship between our contributions in this article and related work in four areas of the literature: loop restructuring compilers, search strategies for autotuning, partitioning matrix computations, and empirical search.
Loop Fusion and Parallelization. Megiddo and Sarkar [1997] study the problem of deciding which loops to fuse in a context where parallelization choices have already been made (such as an OpenMP program). They model this problem as a weighted graph whose nodes are loops and whose edges are labeled with the runtime cost savings resulting from loop fusion. Because the parallelization choices are fixed prior to the fusion choices, their approach sometimes misses the optimal combination of parallelization and fusion decisions. Darte and Huard [2000] , on the other hand, study the space of all fusion decisions followed by parallelization decisions. Pouchet et al. [2010] take a similar approach, they use an orthogonal approach that exhaustively searches over fusion decisions, then uses the polyhedral model with analytic models to make tiling and parallelization decisions. These approaches roughly correspond to the orthogonal search technique that we compared to in Section 6.4.1. Bondhugula et al. [2008] employs the heuristic of maximally fusing loops. Loop fusion is generally beneficial, but too much can be detrimental because it can put too much pressure on registers and cache [Karlin et al. 2012] . develop an analytic model for predicting the profitability of fusion and parallelization and show speedups relative to other heuristics such as always fuse and never fuse. However, they do not validate their model against the entire search space as we do where possible here.
Search for Autotuning. Vuduc et al. [2004] study the optimization space of applying register tiling, loop unrolling, software pipelining, and software prefetching to matrix multiplication. They show that this search space is difficult (a very small number of combinations achieve good performance), and they present a statistical method for determining when a search has found a point that is close enough to the best. Balaprakash et al. [2011] study the effectiveness of several search algorithms (random search, genetic algorithms, Nelder-Mead simplex) to find the best combination of optimization decisions from among loop unrolling, scalar replacement, loop parallelization, vectorization, and register tiling as implemented in the Orio autotuning framework [Hartono et al. 2009] . They conclude that the modified Nelder-Mead method is effective for their search problem. The genetic algorithm they employ uses a vector-based approach similar to the inefficient representation described in 4.1, which doesn't translate well to this search problem.
SPIRAL [Pueschel et al. 2005 ] uses a genetic algorithm as one search strategy for autotuning discrete signal processing. They translate their search space into trees of rules for breaking discrete transforms into simpler units. They develop a unique crossover and mutation scheme for these ruletrees based on swapping and manipulating subtrees. SPIRAL has many similarities to the BTO approach, however the difference in domain requires different search and code generation. In signal processing, transforms are usually created by calling smaller blocks which handle subproblems, and the primary search challenge is which of these transform decompositions to apply at each stage. In BTO, the problem is not decomposing matrix operations, but applying transformations to them.
Another DSL for a numerical domain is the Tensor Contraction Engine [Baumgartner et al. 2005] . Like BTO, the TCE considers loop fusion and parallel code generation. TCE takes an analytic approach, using a memory model to reduce traffic and exploit space-time tradeoffs. Unlike BTO, TCE does not need to consider dependencies across multiple operations, as they focus on optimizing a single very large contraction. For similar reasons, the parallelism in TCE is distributed-memory parallelism that applies a generalization of Cannon's algorithm to reduce internode communication. Chen et al. [2008] develop a framework for empirical search over many loop optimizations such as permutation, tiling, unroll-and-jam, data copying, and fusion. They employ an orthogonal search strategy, first searching over unrolling factors, then tiling sizes, and so on. Tiwari et al. [2009] describe an autotuning framework that combines ActiveHarmony's parallel search backend with the CHiLL transformation framework.
Looptool [Qasem et al. 2003 ] and AutoLoopTune [Qasem et al. 2006 ] support loop fusion, unroll-and-jam, and array contraction. AutoLoopTune also supports tiling. POET [Yi et al. 2007 ] also supports a number of loop transformations.
The DxT project [Marker et al. 2013 ] uses a cost model based on operation count and communication costs to estimate the performance of many possible implementations of distributed-memory dense linear algebra, by composing each algorithm mostly out of Level 3 BLAS subroutines. They use a similar style of search heuristics to narrow the space, focusing on transformations likely to be helpful. The fact that even a slightly different domain (distributed-memory level 3 linear algebra vs. shared memory level 2.5 linear algebra) requires a very different set of code transformations and search heuristics highlights the difficulty of the problem and the amount of domain-specific knowledge that needs to be encoded in these solutions.
Partitioning Matrix Computations. The approach to partitioning matrix computations described in this article is inspired by the notion of a blocked matrix view in the Matrix Template Library [Siek 1999 ]. Several researchers have subsequently proposed similar abstractions, such as the hierarchically tiled arrays of Almasi et al. [2003] and the support for matrix partitioning in FLAME [Gunnels et al. 2001] .
Search with Empirical Evaluation. Bilmes et al. [1997] and Whaley and Dongarra [1998] autotune matrix multiplication using empirical evaluation to determine the profitability of optimizations. Zhao et al. [2005] use exhaustive search and empirical testing to select the best combination of loop fusion decisions. Yi and Qasem [2008] apply empirical search to determine the profitability of optimizations for register reuse, SSE vectorization, strength reduction, loop unrolling, and prefetching. Their framework is parameterized with respect to the search algorithm and includes numerous search strategies.
CONCLUSIONS AND FUTURE WORK
For many problems in high-performance computing, the best solutions require extensive testing and tuning. We present an empirical autotuning approach for dense matrix algebra that is reliable and scalable. Our tool considers loop fusion, array contraction, and shared memory parallelism.
Our experiments have shown that the BTO autotuning system outperforms standard optimizing compilers and a vendor-optimized BLAS library in most cases, and our results are competitive with hand-tuned code. We also describe how we developed our search strategies and tested the usefulness of each part of the search.
We plan to implement two big expansions of functionality: distributed-memory support through MPI and extension of matrix formats to include triangular, banded, and sparse matrices. These extensions will improve the usefulness of BTO while also providing an important stress test for the scalability of the search algorithms and code generation.
